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Protection of Sensitive Loads Using Sliding
Mode Controlled Three-Phase DVR With
Adaptive Notch Filter
Samet Biricik , Member, IEEE, Hasan Komurcugil , Senior Member, IEEE,
Nguyen Duc Tuyen , and Malabika Basu , Member, IEEE
Abstract—This paper introduces a sliding mode control
(SMC) strategy for three-phase dynamic voltage restorers
(DVRs) with a 12-switch voltage source inverter. The com-
pensating voltage references needed in the SMC strategy
are generated by an adaptive notch filter (ANF), which ex-
hibits excellent performance under grid voltage anomalies
such as voltage sags, swells, and unbalanced and distorted
grid voltage conditions. The consequence of using the ANF
eliminates the use of phase-lock loop or frequency-lock loop
and low-pass filter, which makes it distinguishable from the
existing reference signal generation solutions. In addition,
the use of the SMC strategy with its attractive properties
makes the control implementation simple. Theoretical re-
sults are supported by simulation results as well as real-
time laboratory results over a range of grid voltage anoma-
lies. These results show that the proposed control strategy
not only offers an excellent dynamic response independent
from the parameter variations and disturbances but also
compensates the voltage sags, swells, and harmonics on
the load terminals under the defined limits of the IEEE-519
standard.
Index Terms—Adaptive notch filter (ANF), dynamic
voltage restorer (DVR), sliding mode controller, voltage sag,
voltage swell.
I. INTRODUCTION
THE commercial and industrial consumers of electricalpower penetrated into the distribution system are increas-
ingly demanding a better power quality. The voltage distor-
tions and fluctuations existing in the distribution system may
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adversely affect the sensitive loads like computing equipment,
communication system, manufacturing process, and adjustable
speed drives. The voltage sag and swell problems arise by short-
circuit faults in the system.
In the case of the voltage sags, operation of the sensitive loads
employed in the industry are highly affected, which results in
significant costs because of the production loss. In the litera-
ture, voltage sag and swell problems are described as an abrupt
reduction or rise of the voltages varying from 10% to 90% dur-
ing sag and 110% to 180% during swell of its nominal value
[1]. Besides these, because of the nonlinear loads such as mo-
tor drives or power electronics devices, the load currents may
contain current harmonic components. These currents, in turn,
interact with the distribution line impedances and then distort
the voltages at the load terminals.
In order to cope with these problems, dynamic voltage restor-
ers (DVRs) are widely used in the industry [2], [3]. A properly
designed DVR not only solves the voltage-related power quality
problems but also eliminates the source harmonic voltages on
the load terminals [4]. Therefore, the main objective of a DVR is
to inject a voltage in series with the grid voltage to keep the load
voltage at a required level for all times. In order to accomplish
this objective, the DVR should be controlled by an appropriate
control strategy capable of offering a fast dynamic response,
high robustness to parameter variations, sinusoidal load voltage
with low total harmonic distortion (THD), and small steady-
state errors. In addition, its performance under distorted grid
voltage conditions should be quite good so as to maintain the
load voltage at the required level.
Some of the control strategies are developed to compensate
the voltage sags only [1], [5]–[7]. On the other hand, the con-
trol strategies proposed in [8]–[10] are able to compensate the
voltage sags and voltage swells as well as the harmonics that
arise during the distorted grid. In most of the existing control
methods devised for the DVRs, the synchronously rotating dq
reference frame algorithm has been widely used to detect the
voltage differences and to access the dq components of the volt-
ages. However, Bae et al. [10] reported that the dq algorithm
does not offer the possibility of detecting different frequency
components. Also, it is unable to satisfy the required control
objective during waveform distortions and unbalanced voltage
sag conditions. Although the idea of an adaptive notch filter
(ANF) has already been employed in the control of the active
0278-0046 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
Authorized licensed use limited to: Technological University Dublin. Downloaded on November 30,2021 at 09:58:37 UTC from IEEE Xplore.  Restrictions apply. 
5466 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 66, NO. 7, JULY 2019
power filter in [11] and [12] with the aim of filtering the current
harmonics, its performance in the control of the DVR has not
been yet studied. The ANF method with its excellent ability
in extracting positive-sequence components from nonideal sig-
nal was applied in both 3P3W system [11] and 3P4W system
[12] as alternatives for a conventional dq-filter. Those studies
also show that the ANF can be implemented in either αβ0- or
abc-coordinate system. Owing to the fast response and robust
dynamic performance, the ANF method can be utilized in some
applications with high disturbances and signal pollution, which
eliminates the requirement of any high-pass or low-pass filtering
as otherwise required by the conventional methods.
It is well-known that the control strategy is as important as
the inverter topology that affects the cost, steady-state, and dy-
namic performances of the device. The sliding mode control
(SMC) technique has received considerable attention in recent
years due to its important advantages such as the strong robust-
ness against parameter variations and disturbances, simplicity
in implementation, fast dynamic response, and guaranteed sta-
bility. The SMC technique with these advantages is successfully
applied to the control of UPS inverters [13], [14], dc–dc buck
converters [15], [16], and three-phase DVRs with a transformer
[17], and without a transformer [18]. In all of these works, it
is mentioned that the value of sliding constant (referred to as
λ) determines the speed of the dynamic response and existence
region size of the sliding mode. While small valued sliding
constant causes a slow dynamic response, large valued slid-
ing constant may lead to undesirable overshoots. The rotating
sliding-line-based SMC with a time-varying sliding constant
improves the dynamic response without paying attention to the
existence region of the sliding mode [14]. In all of the existing
SMC strategies, the selection of sliding constant is based on the
trial and error method without paying attention to the existence
region. Recently, Biricik and Komurcugil [19] established the
relationship between the dynamic response and existence region
of the sliding mode for a single-phase DVR.
In this paper, an SMC-based control strategy in which the
references of the compensation voltages are determined by
the ANF is proposed for a three-phase DVR employing a
12-switch voltage source inverter (VSI). The proposed con-
trol strategy offers fast dynamic response, on-line estimation
of the voltage anomalies on the grid voltages, strong robust-
ness to voltage sags and swells, and simplicity in implemen-
tation. In 12-switch DVR topology, instead of using a three-
phase transformer, three single-phase transformers are used
with the aim of reducing zero-sequence components. Moreover,
this combination increases the flexibility and reliability of the
system.
The organization of this paper is as follows. The studied
DVR topology is introduced in Section II. The sliding mode
controller with the determination of its existence regions and
ANF are given in Section III. The simulations and experimen-
tal results are included in Sections IV and V. Finally, com-
parisons of the proposed method with the state-of-the-art are
presented in Section VI, and the conclusion is presented in
Section VII.
Fig. 1. Three-phase DVR with the 12-switch VSI.
II. DVR WITH THE 12-SWITCH VSI
The circuit of the studied DVR is a three-phase 12-switch
VSI with an energy storage battery, as shown in Fig. 1. The
energy storage is required to provide real power to the load dur-
ing voltage injection into the grid. The lead-acid batteries are
good storage devices, which can be used in DVR applications
[21]–[23]. One of the main advantages of using a com-
mon battery source at the dc-link is that the dc-link volt-
age regulation with the additional control algorithm is not
required.
The common inverter topologies of the three-phase DVR can
be classified as 6-switch three-phase inverter, 6-switch three-
phase inverter with split capacitor, and 12-switch three-phase
inverter. Although the 6-switch three-phase DVR has the sim-
plest inverter topology with the minimum switches, this topol-
ogy is unable to operate under unbalanced sag and swell voltage
condition. The 6-switch three-phase inverter with split-capacitor
topology requires additional control loop to balance the capaci-
tor voltages. Moreover, compensation duration voltage compen-
sation percentages are limited. Therefore, 12-switch three-phase
inverter topology is the best candidate for compensating volt-
age swells and sags under unbalanced conditions. A detailed
comparison between three-phase DVR topologies is presented
in [24]. In the 12-switch DVR topology, the output of each 4-
switch inverter is connected to the point of common coupling
(PCC) through a low-frequency single-phase transformer, which
achieves the galvanic isolation. The primary side of each trans-
former is connected between the utility and load line in series
on each phase. In the conventional three-phase DVRs employ-
ing the 6-switch VSI, the secondary side of the transformer is
required to be connected to the VSI as delta [20] or star [4],
[8]. However, there is no such delta or star connection in the 12-
switch VSI. As shown in Fig. 1, the input and output terminals of
the secondary side of the transformers are directly connected to
the VSI terminals. Such converters are mostly preferred for the
effective control on the zero-sequence components to cater for
the unbalanced voltages or single-phase voltage sags. Therefore,
this type of connection is very useful during the compensation
of unbalanced utility voltages.
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III. PROPOSED CONTROL STRATEGY
In the literature, there are many control strategies devised for
DVRs. Generally, these control strategies involve three main
objectives such as the detection of voltage anomalies, genera-
tion of the reference signals needed for controlling the DVR,
and suitable controller. In this study, the detection of voltage
anomalies and generation of the reference signals are achieved
by using the ANF. The control of the DVR is based on the SMC.
A. Sliding Mode Control
The switching devices shown in Fig. 1 should be operated
such that the DVR injects the desired compensation voltage
(vcp) in series with the grid voltage (vsp) through a series trans-
former Tp(1 : 1) for each phase. The transformer is used to
provide an electrical isolation between the VSI and grid. The
grid impedance is represented by Zsp. The differential equations
regarding the operation of DVR can be written as
kicp = (u pVdc − vcp)/L (1)
kvcp = (icp − isp)/C (2)
where k = d/dt , icp is the inductor current, isp is the supply
current, vcp is the compensation voltage, Vdc is the chargeable
dc power supply, L is the filter inductance, C is the filter capac-
itance, u p is the control input, and p = a, b, c. The design of
SMC is based on two important steps: determination of suitable
sliding surface function and selection of suitable control law.
The VSI topology used in this study is buck type (input dc volt-
age is always greater than the peak value of inverter’s output
voltage). Since the main goal here is to control inverter’s output
voltage, which is the compensation voltage in the DVR, then
using the compensation voltage error and its rate of change as
the state variables for this inverter topology is the simplest and
effective method in an SMC application [13], [14]. It is worth
noting that using the inverter current error and compensation
voltage error as the state variables would also yield satisfactory
performance at the expense of increased controller complexity
and cost due to the inverter current sensing requirement.
Now, let the compensation voltage error and its derivative be
defined as
x1p = vcp − v∗cp, x2p = ẋ1p = v̇cp − v̇∗cp (3)
where v∗cp is the reference for the compensating voltage, ẋ1p is
the derivative of x1p, and v̇cp is the derivative of vcp. It is obvious
from (3) that v∗cp is needed whose generation will be discussed
in Section III-B. Taking derivative of x1p and x2p yields
ẋ1p = x2p = v̇cp − v̇∗cp, ẋ2p = v̈cp − v̈∗cp. (4)
Substituting (2) into ẋ2p yields
ẋ2p = −kv̇∗cp + (kicp − kisp)/C. (5)
Now, substituting (1) into (5), using vcp = x1p + v∗cp and
ω2s = 1/LC in the resulting equation gives
ẋ2p = −ω2s x1p + ω2s u pVdc − ω2s v∗cp − kv̇∗cp − (kisp)/C. (6)
Hence, the behavior of the DVR in terms of x1p and x2p can
be written as
ẋ1p = x2p (7)
ẋ2p = ω2s
[
u pVdc − x1p + Dp(t)Vdc
]
(8)
where Dp(t) is the disturbance described as
Dp(t) = (−Lkisp − v∗cp − LCkv̇∗cp)/Vdc. (9)
From (9), it can be seen that Dp(t) is a time-varying function.
The sliding surface function is defined as
Sp = λx1p + x2p (10)
where λ is the positive sliding constant. The system enters into
the sliding mode when Sp = Ṡp = 0. In this case, the error
variables are enforced to slide on the sliding surface toward the
origin (x1p = 0 and x2p = 0). The sliding mode is defined by
the following equation:
ẋ1p = x2p = −λx1p. (11)
The solution of (11) can easily be obtained as
x1p = x1p(0)e−λt . (12)
In order to keep the movement of the error variables on the
sliding surface, the following condition must hold:
Sp Ṡp < 0. (13)
Existence of the sliding mode is necessary due to the stability
reason. Hence, if the control input u p is defined as
u p = −sign(Sp) (14)
then the sliding mode exists if the following conditions are
satisfied.
Condition I: When Sp < 0 ⇒ u p = 1
Ṡp = −ω2s x1p + λx2p + d1p(t) > 0. (15)
Condition II: When Sp > 0 ⇒ u p = −1
Ṡp = −ω2s x1p + λx2p + d2p(t) < 0. (16)
Equations (15) and (16) represent two parallel lines, which
constitute the boundaries of the existence region in the
(x1p , x2p) plane. In (15) and (16), d1p(t) and d2p(t) are de-
fined as
d1p(t) = ω2s Vdc + Dp(t) (17)
d2p(t) = − ω2s Vdc + Dp(t). (18)
It is apparent from (12) that λ controls the rate at which
the compensation voltage error decays to zero. According to
(15) and (16), λ also determines the borders of the existence
region (not shown due to limited space). This fact was already
mentioned by Biricik and Komurcugil [19]. It is pointed out that
while large λ would speed up the dynamic response, it causes
a reduction in the existence region size, which endangers the
stability of the sliding mode. On the other hand, small λ not only
slows down the dynamic response but also reduces the size of
the existence region. Hence, the value of λ plays an important
Authorized licensed use limited to: Technological University Dublin. Downloaded on November 30,2021 at 09:58:37 UTC from IEEE Xplore.  Restrictions apply. 
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Fig. 2. Evolution of Sp.
role in determining the desired dynamic response speed and
sufficiently large existence region, which ensures the stability.
In most of the SMC studies published so far, the heuristic method
is used to determine the optimum value of λ. Recently, Biricik
and Komurcugil [19] proposed an analytical method to find the
optimum value of λ, which maximizes the existence region and
improves the dynamic response of the compensation voltage
error. It is shown that the optimum value of λ depends on the
output LC filter. In this study, the selection of λ was based on
the method introduced in [19].
B. Analysis of Chattering
The main drawback of the SMC approach is chattering, which
appears as very high frequency oscillations caused by the ideal
discontinuous control in (14). In order to suppress the chattering
and avoid high switching frequency, (14) is modified with the
hysteresis modulation using a hysteresis band as follows:
u p =
{
1 when Sp < −h
−1 when Sp > +h
(19)
where h denotes the hysteresis band. Evolution of Sp is shown
in Fig. 2.
Clearly, the sliding surface function moves between the upper
and lower hysteresis bands. In the sliding mode, assuming that
x1p ∼= x2p ∼= 0, the derivative of (10) can be written as
Ṡp ∼= ω2s Vdc(u p + Dp(t)) (20)
where
Dp(t) = − Vcp
Vdc
(1 − ω2LC) sin (ω0t) − ωL ILp
Vdc
cos (ω0t − ψ).
(21)
In (21), the load current and compensation voltage refer-
ence are assumed to be iLp = ILp sin (ω0t − ψ) and v∗cp =
Vcp sin (ω0t). The disturbance term Dp(t) can be written in
terms of a single cosine term as follows:




D21 + D22 + 2D1 D2 sinψ
D1 = Vcp
Vdc
(1 − ω2LC), D2 = ωL ILp
Vdc
φ = tan−1 ((D1 + D2 sinψ)/D2) . (23)
Using the system parameters in the Appendix, φ is computed
to be 86.56◦, which can be approximated as φ ∼= 90◦. Hence,
the disturbance can be written as
Dp(t) = Dm sin (ω0t). (24)














ω2s Vdc(1 − Dm sinω0t)
. (26)





(1 − D2msin2 (ω0t)). (27)
It can be seen that fsw = ∞ under ideal discontinuous control
(h = 0). Hence, the larger the value of h, the smaller the amount
of chattering in the system states.
C. Detection of Voltage Anomalies and Generation of
Compensating Voltage References Using the ANF
As mentioned in Section III-B, the generation of compen-
sating voltage references (v∗cp) is essential in the SMC. The
SMC is solely designed to regulate and balance the load volt-
age amplitudes at the fundamental frequency. The undistorted
and balanced three-phase voltages on the load terminals are
given by
vLa(t) = VLa sin (ω0t + φ) = 230
√
2 sin (2π50t)

















The control of load voltage amplitudes (VLp) is relatively
easy. However, most of the control strategies devised for DVRs
may fail under distorted utility voltage conditions. Therefore,
an effective method is essential to detect the voltage harmonics.
The ANF algorithm is a good candidate to extract the undis-
torted reference voltages and grid frequency information from
the distorted grid [25], [26]. Before adopting the ANF algorithm
to the DVR system, we assume that the three-phase grid volt-




2 sin (ω0t) + 30 sin (5ω0t)






) + 35 sin (5ω0t − 2π3
)
+ 9 sin (7ω0t − 2π3







) + 19 sin (5ω0t + 2π3
)
+ 15 sin (7ω0t + 2π3
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Fig. 3. Bandpass effect of the ANF.
The characteristic time domain model of transfer functions
of the ANF is represented as follows:
v̈sp(t) = θ
[
ζ esp(t) − θ vsp(t)
]
v̇sp(t) = vsp(t) − esp(t)





where vsp (t) is the measured three-phase grid voltages, θ is
the estimated frequency for nominal system frequency (ω0),
and ζ and γ are the adjustable real positive parameters that,
respectively, determine the estimation accuracy and the capa-
bility of the algorithm in tracking the grid voltage character-
istics variations. The error signal for each phase is defined as
esp(t) = vsp(t) − [VLp sin (ω0t + ϕ)] and the derivative of the
state variable vsp (t) is the fundamental component of the input
voltage. For the sake of simplicity, the subscript “sp” is dropped
from esp(t) and v̇sp(t). Hence, the transfer function from E(s)
to V̇ (s) is given by
Ge(s) = V̇ (s)
E(s)
= ζ θ s
s2 + θ2 (31)
where E(s) and V̇ (s) denote the Laplace transforms of the error
signal esp(t) and derivative of grid voltage v̇sp(t), respectively.
Rewriting Ge(s) in the frequency domain yields
Ge( jω) = j ζω θ
θ2 − ω2 =
ζω θ
θ2 − ω2 ∠π/2 (32)
where ω is the angular frequency of the source voltage and ζ
is the damping factor of the ANF algorithm. From (32), when
ω = θ , ‖Ge( jω)‖ = ∞ and the error vanishes according to (31).
In other words, the fundamental component can thoroughly pass
through the ANF. In order to tune ζ , the system is considered at
the steady state as θ = ω0. Assuming that ωc is the crossover
frequency of the open-loop system (the transfer path from E(s)
to V̇ (s)), the gain of Ge( jω) at ωc must be unity:
‖Ge( jωc)‖ = ζ ωcω0
ω20 − ω2c
= 1. (33)






Fig. 3 shows the bandpass effect of the ANF. It is evident that
only the signal whose frequency ranges from ωc to ω2c/ωc is
passed through the filter. The rate of convergence of the ANF is






It is obvious from (35) that the wider the bandwidth, the faster
the rate of convergence can be obtained.
In such a case, the output signal also contains more harmonics
whose frequency is close to the fundamental ω0. On the other
hand, narrower bandwidth takes longer time to vanish the error
signal. However, in this case, the harmonics of the output signal
are eliminated mostly. Accordingly, the reasonable value for ζ
should vary between 0.2 and 2 depending on the frequency and
the desired quality of the output signal.
Also, there is a need to tune γ . For this issue, the dynamic
model of θ is







In the steady state, since θ̇ = 0, v̈sp(t) → ¨̄vsp(t), and





Now, let θ̂ be the small signal component of θ . θ̂ denotes the
small variations of θ around ω0 such that
θ = ω0 + θ̂ . (38)
For the initial condition of the integrator, ω0 is set to 100π .








Since θ̂ is a small signal, θ̂2 can be neglected. Therefore, the




Once the system (40) is stable, its eigenvalue (σ ) must be




From another aspect, if the fundamental of vsp (t) is
vsp(t) = Vsp sin (ω0 t) (42)
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Fig. 4. Block diagram of the proposed ANF.
the eigenvalue σ is placed around −ω0. As a consequence, the
system is always stable with the rate of convergence proportional
to 2π/ω0. In addition, the stability of the proposed system (both
ANF and SMC) is not degraded when the compensating voltage
reference is generated inaccurately. In this case, as mentioned
just after (35), the ANF cannot produce the desired compen-
sating voltage reference immediately after the occurrence of
the voltage sag (or swell). Eventually, the dynamic response of
the controller becomes faster (or slower) depending on the value
of ζ . In order to investigate the performance of SMC, let the in-
accurate compensating voltage reference be determined by
v̂∗cp = v∗cp + ε (46)
where ε denotes the error involved in the compensating voltage
reference. Substituting (46) into (3) and (9) yields
x̂1p = x1p − ε, x̂2p = x2p − ε̇ (47)
D̂p(t) = Dp(t) − (ε + LCkε̇)/Vdc. (48)
Now, substituting (47) and (48) into (15) and (16) gives
l1p = −ω2s x1p + λx2p + d1p(t) + ω2s ε − λε̇
− 1
Vdc
(ε + LCkε̇) > 0 (49)
l2p = −ω2s x1p + λx2p + d2p(t) + ω2s ε − λε̇
− 1
Vdc
(ε + LCkε̇) < 0. (50)
l1p and l2p represent two parallel lines, which determine
the boundaries of the stability region in the reaching mode
in x1p − x2p plane (not shown due to limited space). Com-
paring (15) and (16) with (49) and (50), one can see that the
intersection points of (49) and (50) have additional terms due
to ε. This means that the stability region still exists, but its
borders are changed slightly. On the other hand, when the
system enters into the sliding mode with v̂∗cp, (11) becomes
ˆ̇x1p = −λx̂1p whose solution x̂1p = x̂1p(0)e−λt depends nei-
ther on the system parameters nor the disturbance. In this
case, x̂1p converges to zero (which means that x1p = ε) with-
out any stability problem. Simulation and experimental re-
sults presented in Sections IV and V verify that the stability
is not degraded when the ANF generates inaccurate compen-
sating voltage reference during the occurrence of voltage sag.
The block diagram of the proposed ANF is shown in Fig. 4.
The consequence of using the ANF eliminates the use of phase-
lock loop (PLL), frequency-lock loop (FLL) and low-pass fil-
ter (LPF), which makes it distinguishable from the existing
Fig. 5. Block diagram of the proposed control strategy.
reference signal generation methods such as second-order
generalized integrator and self-tuning filter used in [17] and
[19], respectively.
In order to determine the voltages that involve the anoma-
lies, the source voltages generated with the ANF algorithm are
subtracted from the measured source voltages as follows:
ṽsp(t) = vsp(t) − v̄sp(t). (51)
The voltage difference for each phase can be determined
by subtracting the reference load voltage waveform from the
measured source voltage as follows:
vdp(t) = vsp(t) − v∗Lp(t). (52)
The total compensating voltage reference is obtained by
adding the voltage harmonic components obtained from (51)
to the voltage difference obtained from (52) as follows:
v∗cp(t) = ṽsp(t) + vdp(t). (53)
The total compensating voltage reference for each phase can
be used as a reference input to the SMC, which is discussed in
the previous section.
IV. SIMULATION RESULTS
The performance of the proposed control strategy has been
tested by simulations using MATLAB/Simulink. The block di-
agram of the closed-loop system is shown in Fig. 5. The system
and control parameters used in the simulation and experimental
studies are given in the Appendix. Performance of the proposed
control method with the control methods in [18] and [19] is
compared under four different grid voltage conditions (case 1,
case 2, case 3, and case 4). In case 1, it is assumed that a bal-
anced voltage sag occurs (from 230 to 150 V) in all phases of the
grid voltage for 50 ms. In case 2, it is assumed that an unbalanced
voltage sag occurs in phases A and B of the grid for 50 ms. In
case 3, the voltage swell of 120% (from 230 to 276 V) occurs in
phases A and B of the grid for 50 ms. Finally, in case 4, the grid
voltage (all phases) is assumed to be highly distorted for 50 ms.
The simulation results regarding these conditions are shown in
Fig. 6(a).
Fig. 6 shows the simulation results obtained from the methods
in [18] and [19] and the proposed control method during the
grid voltage conditions described above. While Fig. 6(b) and
(e) belongs to the method in [18], Fig. 6(c) and (f) belongs
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Fig. 6. Simulation results under (a) various grid voltage anomalies, and obtained results with the methods presented in [18] (b) and (e), [19]
(c) and (f), and proposed control method (d) and (g).
to the method in [19]. The results obtained with the proposed
method are shown in Fig. 6(d) and (g). The balanced voltage
sag described in case 1 starts at t = 0.05 s and lasts until t =
0.1 s, as shown in Fig. 6(a). Despite 65% voltage sag, the load
voltages were compensated dynamically in all phases, as shown
in Fig. 6(e)–(g). The unbalanced voltage sag described in case
2 starts at t = 0.1 s and lasts until t = 0.15 s, as shown in
Fig. 6(a). Note that the grid voltage at phase-C is not changed
during this interval. Again, the load voltages for phases A and
B were compensated successfully, as shown in Fig. 6(e)–(g).
It is evident that the VSI does not produce any compensation
voltage for phase-C, as shown in Fig. 6(b)–(d). The voltage swell
condition described in case 3 starts at t = 0.15 s until t = 0.2 s,
as shown in Fig. 6(a). It is shown in Fig. 6(b)–(d) that the DVR
injects the necessary compensation voltages to phases A and B
to keep the load voltages at the desired level. Performance of the
proposed control strategy was also tested under distorted grid
voltage condition described in case 4. As shown in Fig. 6(a),
the three-phase grid voltages after t = 0.2 s are highly distorted.
The THD of the grid voltages in each phase is computed as
14.06%, 14.75%, and 12.61%. Despite the highly distorted grid
voltages, the DVR injects the required compensating voltages
to suppress the voltage harmonics before they reach to the load
terminals. As a consequence of this harmonic suppression, the
load voltages were maintained at the desired level.
Comparing Fig. 6(b), (c), (e), and (f) with Fig. 6(d) and (g),
the dynamic response of the proposed control method is seen
to be much faster than that proposed in [18] and [19] during
case 1. Although the performances of these control methods are
comparable under the other grid conditions, the proposed control
with the ANF yields a simpler structure due to its advantage that
does not require PLL.
Fig. 7 shows the sliding surface function and state trajectory
in the phase plane (phase A only) under case 1. It is shown
in Fig. 7(a) that the sliding surface function is bounded by the
hysteresis bands, which are introduced to limit the chattering.
In the start-up, both state variables (x1a and x2a) are zero, as
shown in Fig 7(b). When the system starts, the trajectory moves
away from the equilibrium point in the negative direction until
it reaches to the sliding line (Sa = 0) where the sliding mode
operation is started. Thereafter, the trajectory moves along the
sliding line by making zigzag motions until the equilibrium
point is reached, as shown in Fig. 7(c). It is worth noting that
the effect of the voltage sag condition is not shown in Fig. 7(c)
due to the fast response of the controller.
V. EXPERIMENTAL RESULTS
In order to observe the performance in a real-time environ-
ment, the 12-switch DVR with the proposed control strategy
has been modeled in Simulink using OPAL-RT real-time plat-
form and associated tools. The system is then tested with a
hardware synchronization mode to obtain the real-time commu-
nications among the sensing and control signals. The OPAL-RT
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Fig. 7. (a) Sliding surface function. (b) State trajectory for start-up and case 1 in the phase-plane. (c) Magnified view of the trajectory in (b).
Fig. 8. Experimental results for case 1. (a) Grid voltages. (b) Injected voltages. (c) Load voltages.
Fig. 9. Experimental results for case 2. (a) Grid voltages. (b) Injected voltages. (c) Load voltages.
is a real-time simulation platform working under RT-LAB
software environment. It has 16 analog inputs and outputs, and
32 digital inputs and outputs.
Figs. 8–12 shows the real-time results that correspond to the
simulation results in Fig. 6. Fig. 8(a) shows the three-phase
voltage sags [from 230 V (rms) to 150 V (rms)] that occur on
the grid voltage for case 1. When the voltage sags occur, the
DVR injects the required compensation voltages into the PCC
through the series transformers, as shown in Fig. 8(b). As a
result of this, the effects of voltage sags on the load terminals are
strongly eliminated, as displayed in Fig. 8(c). Fig. 9(a) shows the
voltage sags (voltage is reduced from 230 to 150 V) that occur
at phase-A and phase-B for case 2. Fig. 9(b) shows that the DVR
injects the compensation voltages for phase-A and phase-B so
as to maintain the load voltages at the desired level, as shown
in Fig. 9(c). This case shows that the proposed control strategy
has a strong ability to operate independently from the phases.
The voltage swells existing on phase-B and phase-C (for case
3) are shown in Fig. 10(a). Despite this swell condition, the
DVR successfully injects the required voltages, as shown in
Fig. 10(b), and achieves the compensation of the load voltages,
as shown in Fig 10(c). It is worth to note that the DVR does not
generate a compensation voltage for phase-A because there was
no voltage swell for this phase.
Fig. 11(a) shows highly distorted and unbalanced grid volt-
ages, for case 4, together with their measured THD values.
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Fig. 10. Experimental results for case 3. (a) Grid voltages. (b) Injected voltages. (c) Load voltages.
Fig. 11. Experimental results for case 4. (a) Grid voltages. (b) Injected voltages. (c) Load voltages.
Fig. 12. Voltage harmonic spectrums for case 4 at phase-A. (a) Grid
voltage. (b) Load voltage.
The injected and load voltages are shown in Fig. 11(b) and
(c), respectively. Despite the highly distorted grid voltage, the
proposed control method reduces the load voltage THD to 2%
(see Fig. 12), thereby satisfying the IEEE 519-1992 standards
on the harmonic limits [27].
The harmonic spectra of the grid and load voltages for case
4 are shown in Fig. 12(a) and (b), respectively. It is evident that
third, fifth, and seventh harmonic components do not appear in
the harmonic spectrum of the load voltage.
VI. COMPARISONS OF THE PROPOSED METHOD WITH THE
STATE-OF-THE-ART
It is well-known that the occurrence and intensity of voltage-
related power quality problems are increasing in the grid. This
is due to the increase in the number of voltage harmonic-
generating devices. In order to overcome these voltage-related
power quality problems, several DVR topologies and control
methods have been investigated in the literature. A compari-
son of the proposed method with the state-of-the-art systems
in terms of the various features of each method is presented in
Table I. The first drawback of the methods presented in [6], [28],
and [29] is that they need PLL or FLL or LPF in generating the
compensating voltage references, which increase the complex-
ity. The proposed controller does not have such problem as the
ANF generates the compensating voltage references without us-
ing PLL, FLL, and LPF. The second drawback of these methods
is that they compensate for voltage sags and swells only. In these
studies, no result is provided to demonstrate the performance
of the controller under a distorted grid condition. In contrast,
the proposed method not only compensates voltage sags/swells
but also suppresses voltage harmonics on the load terminals and
mitigates grid disturbances.
On the other hand, while methods in [28] and [29] require a
dc-link capacitor to be connected at the input of the inverter, the
method in [6] and proposed method require a dc source (battery).
The stored energy in the dc-link capacitor may not be sufficient
to feed the inverter when the duration of voltage sags/swells is
long, which degrades the performance of the DVR. Although
the stored energy in the dc-link capacitor can be increased by se-
lecting a large capacitor, this increases the cost and, therefore, a
compromise between cost and compensation duration should be
considered. Furthermore, the computations needed in these con-
trol algorithms are high due to the fact that they need abc/dq and
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TABLE I
COMPARISONS OF THE PROPOSED CONTROL METHOD WITH OTHER METHODS
dq/abc transformations [6], [28] and fuzzy rule base [6], [29].
Hence, the implementation of the proposed control method is
reasonably simpler and computationally efficient than the afore-
mentioned methods. In addition, the methods proposed in [6],
[28], and [29] require three, ten, and six sensors, respectively,
for measuring the voltages and currents needed in the control
algorithm. Although the proposed control method requires six
voltage sensors, its cost is less than the aforementioned methods
when its implementation simplicity and computational require-
ments are considered. Finally, owing to the inherent feature
of SMC, the proposed control method exhibits a fast dynamic
response, which is comparable to that of other methods.
VII. CONCLUSION
In this paper, an SMC strategy was proposed for the three-
phase DVR using the 12-switch VSI. Different from the existing
methods, the compensating voltage references required in the
SMC were generated by an ANF, which showed excellent per-
formance under grid voltage anomalies such as voltage sags,
swells, and unbalanced and distorted voltage conditions. Un-
like existing reference signal generation solutions, the proposed
ANF did not require PLL or FLL and LPF. Moreover, the use
of SMC with its attractive properties made the control imple-
mentation simple. Theoretical considerations were verified by
the simulation results as well as the real-time laboratory results
over a range of grid voltage anomalies. These results showed
that the proposed control strategy not only offers an excellent
dynamic response independent from the parameter variations
and disturbances but also compensates the voltage sags, swells,
and harmonics on the load terminals.
APPENDIX
The system and control parameters of the analyzed test sys-
tem for both simulation and experimental are as follows: Vsp =
230
√
2 V, Vdc = 600 V, L = 0.35 mH, C = 150 μF, Load1 =
4  + 10 mH, Load2 = 24  + 15 mH, λ = 4714, ζ = 0.6,
and γ = 18 000. The sampling time is 35 μs.
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